Retractile clock-powered logic is presented as a low-overhead energy-recovery logic style. It uses energy-efficient clock-steering circuits, pass-transistor logic, and a fourphase clocking scheme to recover energy from all circuit nodes but the latches. A 16-bit retractile clock-powered adder is described and evaluated through HSPICE simulations, The simulation results indicate that this approach can offer superior energy vs. delay performance but the benefit depends strongly on the switching activity of the clock-powered nodes.
Introduction
Energy-recovery CMOS is a low-power approach based on adiabatic charging [l] , in which circuit energy is recovered and later on reused instead of dissipated as heat. The central idea of adiabatic charging (and adiabatic switching) is that the available and useful energy inside a circuit can be conserved by increasing the time of energy transport between the power supply and the circuit nodes.
A practical form of energy-recovery CMOS is clockpowered logic [2] in which the rise and fall times of the clock signals determine the speed of the energy transport. In clock-powered logic, the on-chip high-capacitance nodes are clucked and powered, i.e., clock-powered, from the clock rails. When coupled with an energy-conserving clock driver [3] [4], the overall system is low power.
Clock-powered logic (CPL) is a primitive and limited application of reversible computing in CMOS VLSI. Circuit nodes that are clock powered use a data representation in which the presence of a pulse denotes a logic one and the absence a logic zero. Clock-powered nudes are only defined when the clock pulse is active (non-zero). It is a reducedcomplexity, partially reversible scheme which only recovers energy from the clock-powered nodes. The principal advantage is that it circumvents the prohibitively high overhead of the fully-reversible, fully adiabatic approaches [l] [5] . CPL Permission to make digital or hard copies 01 all or part of this work lor personal or d a~s m~r n use is granted without 1 -pmvided that copies are not made or distrib~ uted for orofit or commercial advaniaee and that codes bear this notice and the full citation An the first page. To copy ot&rwise, to republish, to post on servers 01 to redistribute to lists, requires prior spxific permission andlor a fee. ISLPEDYO, San Diego, CA, USA 01999 ACM I-58113-L33~XlYYlWo8..15.00 has been successfully used with a two-phase resonant clock driver for a number of small-scale microsystems, including a 16-bit microprocessor [2, 6] . This paper explores the low-power potential of another design point in the space of reduced-complexity, clock-powered logic styles. In the new style, energy is recovered from all circuit nodes except latches. It is closer to reversible logic at the cost of an increased complexity in the clock waveforms. This new style is called retractile clock-powered logic (RCPL) due to its resemblance to retractile cascade logic [71.
In this paper we first present RCPL in detail, and then discuss a 16-bit adder example. The purpose of the adder design is to show how this style can be used for designing clock-powered logic circuits, and to compare it to the original clock-powered style.
General Approach
Circuit-wise, RCPL is based on the design style used for the clock-powered logic of our earlier work [2] . The main difference is that in RCPL, combinational logic must be built from pass-transistor gates, while clock-powered logic can be used with myriad combinational logic styles. Both approaches require clock-steering circuits to efficiently drive the clockpowered nodes. These clock-steering circuits, called energyrecovery (E-R) latches (Fig. la) , operate from two non-overlapping clock phases with voltages that swing from 0 to voltage V, , , (Fig. lb) . E-R latches latch their input on one phase (R) and drive their output during the other phase ('po) . They consist of two stages: the latch stage and the driver stage. The driver stage is a CMOS bootstrapped clocked buffer [8].
The E-R latch design has been presented in detail elsewhere PI.
Assume that clock-powered signals drive combinational logic blocks based on pass-transistor logic (LTL) as shown in Fig. 2a . If the same clock pulse powers both the signals that drive the transistor gates and the signals that drive transistor chains, then all of the energy for driving the gates is available for recovery, while most of the energy injected through the transistor chains is trapped and eventually dissipated (Fig. 2b) . The problem is one of causality. For charging up an initially discharged chain, the drain and gate of each transistor will rise together and the source will charge up to V, -V,E, where V,E is the effective threshold voltage. For discharging, the source and gate also fall at the same rate. The gate-to-source voltage (V,,) remains zero and the chain remains charged up. A negative phase shift between the pulse that drives the gate and that which drives the source will solve this problem since the source will fall faster than the gate and generate a positive V However, for the chargenp process, the drain then rises tfster than the gate, and the result is non-adiabatic charging for the chain. A positive phase shift solves this problem, but then exacerbates the former. The desired solution is both a positive and a negative shift, which is to nest the clock pulse that drives the chain inside the clock pulse that drives the gates. This way the energy stored in the pass-transistor chains can be recovered
Figure 2: A transistor chain example (a) and a timing diagram sketch when the transistor gates and chain are charged from clock-powered nodes with (b) non-nested and (c) nested clock sources.
through the same path (Fig. 2c ). In the timing sketches of Fig. 2 , any potential skews between X, Z, and A are disregarded. Furthermore, the delay through the pass transistors is also ignored.
RCPL can be implemented from E-R latches, PTL, and a four-phase clocking scheme (Fig. 3) . Pass-transistor gates are powered from wide clock phases (i.e., 'plw and cpzw) while pass-transistor chains are powered from narrow phases (i.e., qln and cpzn). This clocking scheme is similar to the two-phase, non-overlapping clocking scheme with two additional more narrow phases nested within the wide phases.
An example of RCPL is shown in Fig. 4 . Signal I, is powered from a wide phase (cpzw) since it drives a transistor gate. Signal wo is powered from a narrow phase (qzn) since it drives a transistor chain. The result U, of the pass-transistor gate is latched at the end of cpz,,. Data must always he latched on narrow phases, since the data is set to zero when the wide phase goes low or high. With four-phase clock-powered logic, the energy injected on node ui is recovered at the end of the operation, while in two-phase CPL, this energy would be trapped and dissipated. Signal uo is powered from qln, if it drives transistor chains, or from qlr if it drives transistor gates. Signals that must drive both transistor chains and transistor gates must he latched in two E-R latches. Alternatively, E-R latches could easily he designed to produce two copies of the stored datum (one powered from a narrow phase and one powered from a wide phase). Although signals powered from narrow phases only drive transistor chains, both wide and narrow phases must swing to the same voltage (Vv! since the narrow phases drive the gate of the latch transistor in E-R latches. This may not he required with a different latch-stage design.
The RCPL approach can potentially result in better energy-versus-delay scalability than the two-phase CPL approach because the number of clock-powered nodes is significantly larger. However, there are some drawbacks compared to the two-phase CPL approach. Some of the drawbacks will become apparent in the adder example that follows. First, the benefit of recovering energy from the transistor chains at the end of each operation depends heavily on the switching activity of the transistor-chain nodes. If this energy was trapped in these nodes, it could be locally reused for successive operations, possibly resulting in lower overall dissipation. This is a problem for all approaches that rely on M w -! h n n : immediate energy recovery, i.e., approaches where energy is always recovered at the end of operations, regardless of whether it could be locally reused for the next operation. The effect of unconditional energy recovery in the RCPL approach is hard to assess, due to the large number of clockpowered nodes. Second, RCPL requires some of the energy to be recovered through high-resistance transistor chains, which diminishes the benefit of energy recovery. Third, for the same cycle time, the switching time of the four-phase clock-powered logic must be shorter than the two-phase one due to the nested phases. Finally, it is more difficult to design a high-efficiency clock driver that generates the four phases required RCPL.
Adder Example
This subsection discusses the design of a 16-bit RCPL adder. This adder design can operate from two non-overlapping clock phases, which makes it possible to straightforwardly compare four-phase RCPL andtwo-phase CPL. The description of the adder design is followed by HSPICE simulation results that compare the two approaches.
The adder is a 16-bit carry select adder organized into four 4-bit stages. The logic is exclusively implemented from PTL gates that require dual-rail inputs. The operation of the adder is pipelined so that a throughput of one addition per clock cycle can be sustained (Fig. 5) . Assume that A and E are the 16-bit input operands and C, is the carry-in. First, during qln the two operands are latched. Then, during the second half of the first cycle, the intermediate results of the 4-bit adder stages are generated. The outputs of the operand latches are powered from the wide phase qZw since they drive transistor gates. The narrow phase qzn is the carry-in for the 4-bit adder stages that receive a one as carry-in. For the adder stages that receive a zero as cany-in, the phase is input as the complement of the carry-in. For both cases, drives transistor chains. Phase %n is also used to latch the stage results (sum and carry-out bits) as well as the adder carry-in Cim During the first half of the second cycle, the stage results are multiplexed based on C, . The multiplexers are also implemented from PTL gates. The outputs of the latches that hold the stage results are powered from the wide phase qlw since they drive transistor gates. The latch that holds Cin powers its output from the narrow phase qln since The adder block diagram is shown in Fig. 6 . It consists of E-R latches and PTL gates. All E-R latches receive singlerail inputs and produce dual-rail outputs, except the latches that hold the sum bits, which produce single-rail outputs. Their output form depends on the circuit driven by the adder. Also, most of the latches power their outputs from wide phases. Only the latch that holds C,, powers its output from a narrow phase. The carry-in could be latched in the adder on qln, like operands A and E, and then delayed by one phase until it is needed. Also, for the first four bits, C,,, could be used to drive a single 4-bit adder stage and produce the actual 4 least significant sum bits. However, for simplicity all sum bits are generated together.
The RCPL adder was designed for the HP CMOS14B process, which is a 0.5-pm, 3.3 V process. The full adder for (Fig. 7) . All input signals (i.e., the operand hits ai and bi and the carry-in ci) are dual rail. The operand hits that drive transistor gates are powered from (~2~ All transistor-chain inputs are powered from qZn or are grounded. Transistors in the carry chain are wider to reduce resistance for worst-case carry propagation, which happens when a carry propagates through all four full adders that constitute the 4-hit adder stage.
The multiplexer cells (Fig. 8) are similar to the cells used for the full adder. For each 4-hit stage there are four multiplexers for the sum hits (Fig. 8a) and two for the stage carry-out bit (Fig. 8b and Fig. Sc pulsed signal output. A weak pFET pull-up was added in the dynamic latch node. This pFET is driven by the output of the first inverter. All bootstrap and clamp transistors (M, and M3, respectively, in Fig. 1 ) except those used for the E-R latch that holds Ci, are 8.6 p n and 2.2 pm, respectively. The hootstrap and clamp transistors are significantly larger for the E-R latch that holds Ci, (23.6 l m and 14.8 l m , respectively), since this latch drives the carry chain of the four final stages.
For RCPL, the clamp transistor could he as small as the one in the original E-R latch since the entire carry-chain capacitance is charged and discharged by the one bootstrap transistor. However, when the adder operates with the two-phase clocking scheme, the charge that is trapped in the carry chain is discharged by the clamp transistor.
Simulation Results
transistor width: 8.2 p n
The 16-bit adder was simulated through HSPICE with the level 39 MOSFET models for the HP CMOS14B process. Two sets of simulations were carried out for different clocking schemes (Fig. 9) . For the first set, the adder operated from the two non-overlapping phases (Fig. 9a) . For the second set, the adder operated from four phases (Fig. 9b) .
For a fixed cycle time T, the switching time and the width for the various cases are calculated as shown in Fig. 9 . For the same cycle time T, the switching time for the pulses of the two-phase clocking is longer than the other two cases. In other words, more time per clock cycle is available for adiabatic charging. In all cases, the pulses swing from 0 V to 3.3 V. The dc supply voltage used for E-R latches was set to 2.3 V. The isolation voltage vi,, was set to 3.5 V.
The HSPICE simulation procedure was performed as follows: First, for each case, the highest obtainable speed was found. This was done by simulating the worst-case addition in terms of cycle time, which happens when all bits of one operand are zero, all bits of the other operand are one, and Cia toggles for every cycle between zero and one. The shortest cycle time was 10 ns for the two-phase clocking scheme and 11 ns for the four-phase clocking scheme. Subsequently, for each clocking scheme, two sets of simulations were done. For each set, the cycle time was varied from 100 ns to the minimum cycle time obtained from the previous step. One set of simulations included the worst-case addition in terms of required switching activity in the transistor-chain nodes, which happens when all operand bits (i.e.,A and B) and Cin switch from zero to one. The other set of simulations included the best-case addition in tenns of required switching activity in the transistor-chain nodes. However, this addition requires maximum switching activity for the four-phase clocking scheme. This happens when all inputs are held at one. In general, when all inputs are held constant there is no switching activity in the transistor-chain nodes when the two-phase clocking scheme is used. For all cases, the energy dissipated in transistor gates and transistor chains of the PTL gates were simulated. It was assumed that all returned energy was recovered.
A waveform plot from the HSPICE simulation is shown in Fig. IO . The plot shows the switching activity of node CO,, for the worst-case addition. The top waveforms are from the adder operating with the two-phase clocking scheme. Node CO,, is charged following phase (PI. Charge is trapped and, during the next cycle, it is dumped to ground. When the adder is operated with four phases, node CO,, is charged and discharged following phase qIn. All energy injected to CO,, is recovered at the end of the cycle. During the next cycle, C,,, remains at 0 V. Figure IO : HSPICE waveforms when the adder is operated from two phases (top) and four phases (bottom). The simulation results for the addition that requires all transistor-chain nodes to switch are presented (Fig. 11) . When the adder is operated with two phases, the energy dissipation in the transistor chains is two to three times higher than when the adder is operated with four phases. Additionally, the transistor-chain energy dissipation does not scale as well for increasing switching time when the adder is operated with two phases, since most of the energy dissipation in the two-phase clocking scheme is due to the trapped charge, which is independent of the switching time. The lowest energy dissipation in the transistor chains happens when the adder is operated with four phases. The energy dissipation in the transistor gates is lower when the two-phase clocking scheme is used because, for the same cycle time, the switching time is longer than when the four-phase clocking scheme is used.
The simulation results for the addition in which all inputs are held constant are shown in Fig. 12 . For all three cases, the energy dissipated in the transistor gates is approximately the same as was simulated for the previous addition. The dissipation in the transistor-chain nodes when two phases are used is almost insignificant compared to the dissipation for the previous addition, since all energy trapped in the transistor-chain nodes can be reused for successive additions. Only the input nodes to the transistor chains must switch every cycle. However, this is a small amount of capacitance compared to the transistor-chain capacitance, and it can also be recovered in its entirety. For the four-phase clocking scheme, the transistor-node capacitance must be switched every cycle, since it is unconditionally recovered at the end of each cycle. The dissipation is lower than in the previous addition, because some energy is trapped inside the E-R latches that hold the stage adder outputs and the sum bits, which can be reused for successive additions when the stored data does not change.
The simulation results show clearly that the benefit of recovering the energy of the transistor-chain nodes strongly depends on the expected switching activity of these nodes. For applications in which there is high switching activity for the transistor-chain nodes, recovering their energy results in energy savings of up to 75% for these nodes. However, using nested phases decreases the maximum available switching time, which decreases energy savings for driving the transistor gates.
Conclusions
In this paper, we described RCPL for energy-recovery CMOS. In RCPL, circuit energies from all combinational logic nodes are recovered. Only the E-R latch nodes are powered from a dc supply source. As is the case with all energy-recovery logic families, the switching activity of clock-powered nodes occurs at the maximum rate. Simulation results indicate that the efficiency of this energy-recovery approach depends on the switching activity of the applied circuit. For circuits with low switching activity, it is more efficient not to recover the circuit energy because it can be locally reused. For circuits with high switching activity, RCPL can result in significantly higher energy savings.
Reducing the switching activity of energy-recovery CMOS circuits is possible. However, the operation and efficiency of these circuits depends on the clock driver which typically is a resonant circuit. Reducing the switching activity of clockpowered nodes can cause the variation of the clock load capacitance to increase because it is data dependent. To date, large cycle-to-cycle capacitance variations have been detrmental to the performance of the resonant clock driver circuits [Z] .
